VGA Project Status | |||
Project File: | VGA.ise | Current State: | Programming File Generated |
Module Name: | VGA |
|
No Errors |
Target Device: | xc3s200-5tq144 |
|
9 Warnings |
Product Version: | ISE, 8.1i |
|
Wt 17. lip 08:53:58 2007 |
Device Utilization Summary | ||||
Logic Utilization | Used | Available | Utilization | Note(s) |
Number of Slice Flip Flops | 57 | 3,840 | 1% | |
Number of 4 input LUTs | 143 | 3,840 | 3% | |
Logic Distribution | ||||
Number of occupied Slices | 101 | 1,920 | 5% | |
Number of Slices containing only related logic | 101 | 101 | 100% | |
Number of Slices containing unrelated logic | 0 | 101 | 0% | |
Total Number 4 input LUTs | 193 | 3,840 | 5% | |
Number used as logic | 143 | |||
Number used as a route-thru | 50 | |||
Number of bonded IOBs | 22 | 97 | 22% | |
IOB Flip Flops | 2 | |||
Number of GCLKs | 2 | 8 | 25% | |
Total equivalent gate count for design | 1,663 | |||
Additional JTAG gate count for IOBs | 1,056 |
Performance Summary | |||
Final Timing Score: | 0 | Pinout Data: | Pinout Report |
Routing Results: | All Signals Completely Routed | Clock Data: | Clock Report |
Timing Constraints: | All Constraints Met |
Detailed Reports | |||||
Report Name | Status | Generated | Errors | Warnings | Infos |
Synthesis Report | Current | Cz 12. lip 14:13:20 2007 | 0 | 6 Warnings | 2 Infos |
Translation Report | Current | Cz 12. lip 14:13:30 2007 | 0 | 0 | 3 Infos |
Map Report | Current | Cz 12. lip 14:13:37 2007 | 0 | 1 Warning | 3 Infos |
Place and Route Report | Current | Cz 12. lip 14:13:52 2007 | 0 | 2 Warnings | 2 Infos |
Static Timing Report | Current | Cz 12. lip 14:13:58 2007 | 0 | 0 | 2 Infos |
Bitgen Report | Current | Cz 12. lip 14:14:10 2007 | 0 | 0 | 0 |