TEST_3 Project Status | |||
Project File: | Test_3.ise | Current State: | Programming File Generated |
Module Name: | Test_3 |
|
No Errors |
Target Device: | xc3s200-5tq144 |
|
No Warnings |
Product Version: | ISE, 8.1i |
|
?r 11. lip 10:04:54 2007 |
Device Utilization Summary | ||||
Logic Utilization | Used | Available | Utilization | Note(s) |
Number of Slice Flip Flops | 27 | 3,840 | 1% | |
Number of 4 input LUTs | 47 | 3,840 | 1% | |
Logic Distribution | ||||
Number of occupied Slices | 50 | 1,920 | 2% | |
Number of Slices containing only related logic | 50 | 50 | 100% | |
Number of Slices containing unrelated logic | 0 | 50 | 0% | |
Total Number 4 input LUTs | 97 | 3,840 | 2% | |
Number used as logic | 47 | |||
Number used as a route-thru | 50 | |||
Number of bonded IOBs | 16 | 97 | 16% | |
IOB Flip Flops | 10 | |||
Number of GCLKs | 1 | 8 | 12% | |
Total equivalent gate count for design | 905 | |||
Additional JTAG gate count for IOBs | 768 |
Performance Summary | |||
Final Timing Score: | 0 | Pinout Data: | Pinout Report |
Routing Results: | All Signals Completely Routed | Clock Data: | Clock Report |
Timing Constraints: | All Constraints Met |
Detailed Reports | |||||
Report Name | Status | Generated | Errors | Warnings | Infos |
Synthesis Report | Current | ?r 11. lip 08:48:59 2007 | 0 | 0 | 0 |
Translation Report | Current | ?r 11. lip 08:49:06 2007 | 0 | 0 | 2 Infos |
Map Report | Current | ?r 11. lip 08:49:10 2007 | 0 | 0 | 3 Infos |
Place and Route Report | Current | ?r 11. lip 08:49:18 2007 | 0 | 0 | 2 Infos |
Static Timing Report | Current | ?r 11. lip 08:49:21 2007 | 0 | 0 | 2 Infos |
Bitgen Report | Current | ?r 11. lip 08:49:30 2007 | 0 | 0 | 0 |